Abstract| This paper surveys recent research related to IDDQ testing, particularly focuses on fault models and test generation methods.
I. Introduction
Logic testing has been widely used in industrial testing environment for many y ears. How ev er, it has become eviden t that for high complexit y and high density digital circuits, many p h ysical defects cannot be detected by logic testing alone. Measuring quiescent current, IDDQ testing, is now considered an important part of testing CMOS circuits, because it can detect ph ysical defectswhich d o not change output function but induce a large amount o f quiescent current t o o w in the presence of a fault in the circuit. The principal of IDDQ testing is based on the fact that in a fault-free CMOS circuit the amount of quiescent pow er supply curren t is negligible. Thus, if a physical defect induces a large amount of current, then such a d e f e c t can be detected by monitoring the current. Thus IDDQ testing technique oers a global observation point for a circuit under test. Another advan tage of IDDQ testing is that the IDDQ-based test generation is easier than logic testing. Since IDDQ measurement point is a global observ er, in IDDQ test generation, unlike logic testing, the propagation of a fault eect is not necessary.
Researchers have studied several problems relating to IDDQ testing, suc h as fault simulation, test generation and test compaction. Many papers have appeared in the journals dealing with IDDQ testing (see list of references at the end of this paper) including a special issue on IDDQ testing b y Journal of Electronic T esting: Theory and Applications (JETTA) in 1992, a collection of papers on bridging faults and IDDQ testing by Malaiya and Rajsuman [24] , and books on IDDQ testing b y Rajsuman [27] and b y Charkravarty and Thadikaran [7] . Actually, there are lots of approaches proposed to various problems.
Thus this paper describe problems discussed in recent p apers and presents directions and solutions for problems on IDDQ testing.
The paper contains the following topics. This paper is organized as follo ws. In Sections II, w e pro vide a taxonomy of fault models and summarize the fault extraction issues that are used to keep the problem tractable. In Section III, w e describe fault simulation, test generation and test compaction methods. The conclusions of this paper are stated in Section IV.
II . F a ul t model

A. Stuck-at faults
In IDDQ testing, as in logic testing, stuck-at faults (SAF) have been often considered [1, 11, 20, 33] . Kondo and Cheng ha ve classied SAFs in to the following three types based on the logical behavior of the fault [20] .
Leakage stuc k-at fault (LSAF): A faulty line has a same value as fault-free value, if the fault is activated.
Pseudo stuc k-at fault (PSAF): A fault y line has a stuck-at v alue, if the fault is activ ated.
Generalize stuck-at fault (GSAF): A fault y line has an unknown value, if the fault is activated. Detectability of open faults has been analyzed by Singh et al. [31] , where open faults are classied into ve t ypes. In this paper, open faults are classied into three types (see Fig. 1 ).
Gate-input open: This locates at an input-line of a logic gate. It causes opens at both PMOS and NMOS transistors, and it is detectable by IDDQ testing as well as logic testing.
Transistor-gate open: This locates at gate of a transistor. It is detectable by IDDQ testing, but dicult to detect by logic testing.
Source-drain open: This locates at source or drain of a transistor. It is dicult to detect by IDDQ testing, but easy by logic testing. In test generation for IDDQ testing, bridging faults (BFs) have been often considered as target faults. In previous literature, many dierent types of BFs have been considered and dierent terminologies have b e e n u s e d t o describe these faults. Some of the more prevalent terminologies are: two-line bridging faults, internal shorts, external shorts, inter-gate shorts, intra-gate shorts, and leakage faults. In this paper, we dene a BF as a short between two nodes, a n d d e n o t e a B F b e t ween node a and b as < a ; b > . With this simple denition, BF model can represent v arious types of faults by an appropriate choice of set of nodes in the circuit as explained below. We classify BFs with respect to nodes and location of the fault. First we dene a node to be one of the following two t ypes:
Internal node (IN): gate, source, drain, substrate ( VDD, GND )
Signal line (SL): input of a gate, output of a gate
Next we classify location of the two nodes, forming a BF, into the following three classes:
In a same transistor
In a same gate Between dierent gates Based on the above denition and the division of nodes, classication of all BFs is shown in Table I . The second to fourth columns of this table show B F b e t ween SL and SL, SL and IN, IN and IN, respectively. The fth column shows BF between arbitrary nodes. The containment relation between all possible BFs described in Table I is shown in Fig. 2 and as follows. ITRA-SH contains ITRA-BF, ITRA-SSI and ITRA-ISH. ITER-SH contains ITER-BF, ITER-SSI and ITER-ISH. The rows a; b; c show BFs in a transistor, in a gate, and between different gates, respectively. The row d represents arbitrary BFs in a circuit. TBF contains ITRA-BF and ITER-BF; GSSI contains ITRA-SSI and ITER-SSI; ITRA-ISH contains LE; and GISH contains ITRA-ISH and ITER-ISH. In this classication, USH is the largest class, which c o ntains all other classes of BFs. Hence, USH contains BFs between arbitrary pair of nodes.
When the detection of BFs is discussed from the point of view of logic behavior, the following condition is often used. A BF is detected by IDDQ testing if the two n o d e s that are bridged (shorted) have opposite logic values, (0, 1) or (1, 0) . Further, it is often assumed that in the faulty circuit two nodes that are physically connected have a same logic value. This assumes that a short to be an ideal short with 0 ohm resistance. Under this assumption, the set of internal nodes contains the set of all signal lines, therefore, ITRA-SH is equivalent to ITRA-ISH, ITER-SH is equivalent to ITER-ISH, and USH is equivalent t o GISH. Table I are targeted, algorithms must be developed with consideration of the number of extracted faults.
Following dierent fault extractions have been reported.
1. Extraction based on layout information 2. Extraction of all possible faults
Random extraction from the set of all faults
Most recent papers on IDDQ test generation are listed in Table II along with the fault models used in these papers based on the terminologies developed by us above and the terminologies used by the authors. This table also lists the extracted faults.
III. Test generation
A. Fault simulation
As an ecient t e c hnique to calculate fault coverage of BFs, node partition technique has been used in [3, 4, 13, 17, 21, 22, 29, 32] . This technique simulates only a fault free circuit, and thus a large number of target faults can bedealt with. Moreover required memory space is proportional to the number of nodes of BFs. First all nodes are contained in one set. During fault simulation, sets of nodes are partitioned according to the signal values at nodes on application of each test vector. Consequently every set contains nodes which t a k e same values for every test vectors. It is found that a BF between nodes in a same set is not detected because they do not take opposite values for any test vectors.
For fault diagnosis or test compaction, it is required to nd all the test vectors which detect a target fault. If sequential circuits are target for such an objective, fault simulation should be performed with considering the propagation of eects of faults. By the simulation technique in [14, 16, 20] , the value at faulty site is changed to X (don't care ) when the fault is activated, and eect of the fault is propagated to the later timeframes.
B. Test generation for intra-gate shorts (ITRA-SHs)
When target faults are ITRA-SHs, test generation techniques for SAFs are ecient. It is known that test vectors which detect all detectable SAFs also detect all the detectable ITRA-SHs [17, 25] . For example, all the detectable ITRA-SHs in a 2-input NAND gate are detected by t e s t v ectors that set (0, 1), (1, 0) and (1, 1) at the two inputs. In previous literature, complete fault coverage is obtained for every ISCAS'85 benchmark combinational circuits [29] .
However, occasionally a test vector that set (0, 0) may be necessary. For example, it is necessary when a high resistive short between the output of 2-input NAND gate and GND is considered. This is because large IDDQ is induced when both PMOS transistors are turned on, although smaller IDDQ is induced when only one PMOS transistor is turned on. Input vector (0, 0) may b e also necessary for fault diagnosis. The amount of IDDQ is dierent between input vector (0, 0) and (0, 1) when a resistive short between the output of 2-input NAND gate and GND exists [12] . In general, higher amount of IDDQ is induced when input vector (0, 0) is applied, because the output is connected to VDD with lower resistance, In [19] , PODEM-based test generation is performed for input fault model. Input fault model is one of functional fault models of logic gates. Under this model, 2 k input vectors are generated for a k-input gate. All the faults which change the function of a gate are detected by 2 k input vectors. Obviously ITRA-SHs are covered by input fault model.
C. Test generation for two-line bridging faults (TBFs)
It is found that random testing is ecient for testing TBFs [17, 28, 29] . But to obtain complete fault coverage, [3] TBF two line single BF all Dalpasso et al. [10] TBF TBF random sample
Chen et al. [9] TBF BF layout Isern & Figueras[17] ITRA-SH, TBF internal-SH, external-SH all Mahlstedt et al. [23] ITRA-SH, TBF LE, ITRA-SH, inter-gate short library-based, layout, random sample in experiments Reddy et al. [29] ITRA-SH, TBF internal-BF, external-BF all
Higami et al. [13] ITRA-SH, TBF internal-BF, external-BF all Bollinger USH internal-SH external-SH all deterministic test generation is required for remaining undetected faults. One approach is to add an XOR gate. Let < a ; b > be a target BF. XOR gate is added such that a and b are inputs of the gate, and the output of the gate is an primary output. A test vector is generated to detect stuck-at-0 fault at the output of this XOR gate. If no test vector detects this stuck-at-0 fault, then BF < a ; b > is recognized to be undetectable. Another technique to identify undetectable BFs is to compare functions of two signal lines. This can be implemented by using BDD [17] . If both functions of signal lines a and b are equivalent, then a and b always take same values and BF < a ; b > is recognized to be undetectable.
For TBFs in sequential circuits, random test vectors are also ecient. However, high fault coverage of TBFs is not always obtained by applying uniform random vectors for sequential circuits. One reason is that application of uniform random vectors to sequential circuits often leaves many ip-ops in the circuit unchanged. In such a c a s e , weighted random vectors are ecient [13, 22] . \Weight" at each primary input is determined such that the frequency of logic 1 at each ip-op approaches 50%.
We present a list of recent papers on test generation in Table III , where target faults, types of target circuits and applied techniques are briey described.
In previous literature, 100% fault eciency is obtained for TBFs in every ISCAS'85 benchmark combinational circuit [29] . For sequential circuits, 100% fault eciency is dicult to obtain. Lee et al. used genetic algorithms [21] , Thadikaran et al. used test generation method for stuckat faults [32] , and Maeda et al. used weighted random vectors and test generation method for stuck-at faults [22] .
In these three papers, USHs are target faults.
D. Test compaction
In order to reduce test application time and memory space to store test data, it is important to reduce the numb e r o f t e s t v ectors.
Several ecient test compaction techniques for combinational circuits have been proposed. Reverse order simulation is a simulation technique with applying test vectors in the reverse order, i.e. the last generated test vector is applied rst [19, 29] . This may m a k e earlier generated test vectors unnecessary. This technique is simple, easy to implement and ecient for reducing test vectors.
Regeneration of test vectors based on essential fault information has been proposed in [19] . Essential fault is dened as a fault which is detected by N or less numb e r o f t e s t v ectors among a generated test set, where N is pre-specied. A test vector is regenerated so that it detects more essential faults. As a result, a test vector which detects no essential faults becomes redundant, and it is removed. Iterative improvement by changing one bit has been proposed in [30] . This technique is simple and easy to implement. Random vectors are used as seeds, and the value at a primary input is inverted for one bit by one bit as long as at least one new fault is detected by a new test vector.
Test compaction techniques for sequential circuits have been proposed in [15] . The paper includes following ve techniques; removal of inert subsequences, replacement of inert subsequences, removal with partial substitution, conditional removal of fault-detecting subsequences, conditional removal of inert subsequences. The techniques [20] SAF seq TPG for SAF Chen et al. [9] TBF seq TPG for SAF, genetic algorithm Dalpasso et al. [10] TBF comb SPICE, BDD Isern & Figueras [17] INTRA-SH, TBF comb TPG for SAF Reddy et al. [29] INTRA-SH, TBF comb random tests, TPG for SAF Mahlstedt et al. [23] INTRA-SH, TBF comb random tests, deterministic TPG Higami et al. [13] INTRA-SH, TBF seq weighted random tests Bollinger & Midki [2] USH comb modied PODEM Lee et al. [21] USH seq genetic algorithm Chakravarty & Thadikaran [6] USH seq random tests, TPG for SAF Thadikaran et al. [32] USH seq TPG for SAF Maeda et al. [22] USH seq weighted random tests, TPG for SAF seq: sequential circuit comb: combinational circuit remove or replace inert subsequences as long as the state transition of a remaining test sequence is preserved. The fourth technique investigates if faults detected by a removed subsequence are also detected by a remaining test sequence. If all the faults are detected by a remaining test sequence, then a fault-detecting subsequence is removed.
Since measurement of IDDQ is a time-consuming process, reduction of IDDQ measurement v ectors is more effective for reducing the total testing time. Therefore a method to select a small number of IDDQ measurement vectors has been proposed in [5, 6, 8, 14, 16, 20, 26] . Target faults are USHs in [5, 6, 14, 16] , LEs in [8, 26] , and SAFs in [20] . The problem of selecting minimum IDDQ measurement v ectors can be formulated as a SETCOVER problem [5, 6] . To solve the problem, a method using a detection matrix is ecient [14, 16] . A detection matrix gives the information on the detectability of each fault by e a c h t e s t v ector. Although a detection matrix is ecient for selecting IDDQ measurement v ectors, large simulation eort is necessary for obtaining it. Moreover if a sequential circuit is a target, fault simulation must be performed with assuming the presence of faults. In a method of [14, 16] , test vectors are classied based on essential fault information, and target faults for such simulation are selected by a heuristic technique. As a result, a small number of IDDQ measurement v ectors are selected by a reasonable simulation time.
IV. Conclusion
In this paper we described several problems on IDDQ testing, particularly on fault models, fault simulation, test generation and test compaction, and we provided ecient methods among recent research. Although BF model has been considered in much of the literature, it often means dierent faults to dierent researchers due to lack of uniform terminology. We classied BFs with respect to the node set in a circuit and provided relations between dierent t ypes of faults. We explained some of the techniques used for fault simulation and test generation. Since one of the important problem on IDDQ testing is to reduce testing time, we discussed techniques to reduce the number of test vectors and also the number of IDDQ measurement vectors.
In previous research most problems pertaining to combinational circuits testing have been solved, high fault coverage for SAFs, ITRA-SHs and BFs have been achieved, and compact test sets have been obtained. However, many of these problems for sequential circuits are still unsolved. In particular, the problems of sequentially untestable fault identication and testing time reduction require additional research and concerted eort.
